

Big Bear 2A (AS 18") Block Diagram


Project code: 91.4AJ01.001
PCB P/N : 48.4AJ01.001
REVISION : 08208-1



PCB STACKUP

TOP
VCC
S
S
GND
BOTTOM

SYSTEM DC/DC	
TPS51125	47
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (7A)
	3D3V_S5 (7A)
SYSTEM DC/DC	
TPS51124	48
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (8A)
	1D2V_S0 (5A)
SYSTEM DC/DC	
TPS51117	49
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 (10A)
	1D8V_S3
	DDR_VREF_S3
	0D9V_S3 (1A)
	RT9026PFP
	50
	RT9166
	50
	G957
	50
	G9161
	50
	CHARGER
	MAX8731A
	51
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR
	18V 6.0A
	UP+5V
	5V 100mA
CPU DC/DC	
ISL6265HR	46
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0
	0~1.55V 18A
	VCC_CORE_S0_1
	0~1.55V 18A
	VDDNB
	0~1.55V 18A



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

BLOCK DIAGRAM		
Size	Document Number	Rev
A3	Big Bear 2A	SC
Date	Monday, October 27, 2008	Sheet 1 of 55



www.chinafix.com

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HISTORY






Size	Document Number	Rev
A3	Big Bear 2A	SA

Date: Monday, October 27, 2008	Sheet 2 of 55
--------------------------------	---------------



Due to PLL issue on current clock chip, the SBLINK clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.



Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.




SEL_27	1	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
REF2	0*	100MHz differential spreading SRC clock
SEL_SATA	1	100MHz non-spreading differential SATA clock
REF1	0*	100MHz differential spreading SRC clock
SEL_HTT66	1	66MHz 3.3V single ended HTT clock
REF0	0*	100MHz differential HTT clock

* default

CPU_CLK (200MHz)



ICS9LPRS480BCLKFT-GP
71.09480.A03
2nd = SLG:71.08628.003



OSC 14M NB
RS780M 1.1V 158R/90.9F

NB CLOCK INPUT TABLE


NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* RS780 can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode, BIOS can program it to output mode.

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CLKGEN_ICS9LPRS480	Rev	SA
Size	Document Number		
A3	Big Bear 2A		
Date	Monday, October 27, 2008	Sheet	3 of 55



State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V

11 HT_NB_CPU_CAD_H0	E3	L0_CADIN_H0	L0_CADOUT_H0	AD1	HT_CPU_NB_CAD_H0	11
11 HT_NB_CPU_CAD_L0	E2	L0_CADIN_L0	L0_CADOUT_L0	AC1	HT_CPU_NB_CAD_L0	11
11 HT_NB_CPU_CAD_H1	E1	L0_CADIN_H1	L0_CADOUT_H1	AC2	HT_CPU_NB_CAD_H1	11
11 HT_NB_CPU_CAD_L1	F1	L0_CADIN_L1	L0_CADOUT_L1	AC3	HT_CPU_NB_CAD_L1	11
11 HT_NB_CPU_CAD_H2	G3	L0_CADIN_H2	L0_CADOUT_H2	AB1	HT_CPU_NB_CAD_H2	11
11 HT_NB_CPU_CAD_L2	G2	L0_CADIN_L2	L0_CADOUT_L2	AA1	HT_CPU_NB_CAD_L2	11
11 HT_NB_CPU_CAD_H3	H1	L0_CADIN_H3	L0_CADOUT_H3	AA2	HT_CPU_NB_CAD_H3	11
11 HT_NB_CPU_CAD_L3	H1	L0_CADIN_L3	L0_CADOUT_L3	AA3	HT_CPU_NB_CAD_L3	11
11 HT_NB_CPU_CAD_H4	J1	L0_CADIN_H4	L0_CADOUT_H4	W2	HT_CPU_NB_CAD_H4	11
11 HT_NB_CPU_CAD_L4	K1	L0_CADIN_L4	L0_CADOUT_L4	W3	HT_CPU_NB_CAD_L4	11
11 HT_NB_CPU_CAD_H5	L3	L0_CADIN_H5	L0_CADOUT_H5	V1	HT_CPU_NB_CAD_H5	11
11 HT_NB_CPU_CAD_L5	L2	L0_CADIN_L5	L0_CADOUT_L5	U1	HT_CPU_NB_CAD_L5	11
11 HT_NB_CPU_CAD_H6	L1	L0_CADIN_H6	L0_CADOUT_H6	U2	HT_CPU_NB_CAD_H6	11
11 HT_NB_CPU_CAD_L6	M1	L0_CADIN_L6	L0_CADOUT_L6	U3	HT_CPU_NB_CAD_L6	11
11 HT_NB_CPU_CAD_H7	N3	L0_CADIN_H7	L0_CADOUT_H7	T1	HT_CPU_NB_CAD_H7	11
11 HT_NB_CPU_CAD_L7	N2	L0_CADIN_L7	L0_CADOUT_L7	R1	HT_CPU_NB_CAD_L7	11
11 HT_NB_CPU_CAD_H8	E5	L0_CADIN_H8	L0_CADOUT_H8	AD4	HT_CPU_NB_CAD_H8	11
11 HT_NB_CPU_CAD_L8	F5	L0_CADIN_L8	L0_CADOUT_L8	AD3	HT_CPU_NB_CAD_L8	11
11 HT_NB_CPU_CAD_H9	F3	L0_CADIN_H9	L0_CADOUT_H9	AD5	HT_CPU_NB_CAD_H9	11
11 HT_NB_CPU_CAD_L9	G5	L0_CADIN_L9	L0_CADOUT_L9	AC5	HT_CPU_NB_CAD_L9	11
11 HT_NB_CPU_CAD_H10	H5	L0_CADIN_H10	L0_CADOUT_H10	AB4	HT_CPU_NB_CAD_H10	11
11 HT_NB_CPU_CAD_L10	H4	L0_CADIN_L10	L0_CADOUT_L10	AB3	HT_CPU_NB_CAD_L10	11
11 HT_NB_CPU_CAD_H11	H3	L0_CADIN_H11	L0_CADOUT_H11	AB5	HT_CPU_NB_CAD_H11	11
11 HT_NB_CPU_CAD_L11	H4	L0_CADIN_L11	L0_CADOUT_L11	AA5	HT_CPU_NB_CAD_L11	11
11 HT_NB_CPU_CAD_H12	K3	L0_CADIN_H12	L0_CADOUT_H12	V5	HT_CPU_NB_CAD_H12	11
11 HT_NB_CPU_CAD_L12	K4	L0_CADIN_L12	L0_CADOUT_L12	W5	HT_CPU_NB_CAD_L12	11
11 HT_NB_CPU_CAD_H13	L5	L0_CADIN_H13	L0_CADOUT_H13	V4	HT_CPU_NB_CAD_H13	11
11 HT_NB_CPU_CAD_L13	M5	L0_CADIN_L13	L0_CADOUT_L13	V3	HT_CPU_NB_CAD_L13	11
11 HT_NB_CPU_CAD_H14	M3	L0_CADIN_H14	L0_CADOUT_H14	V5	HT_CPU_NB_CAD_H14	11
11 HT_NB_CPU_CAD_L14	M4	L0_CADIN_L14	L0_CADOUT_L14	U5	HT_CPU_NB_CAD_L14	11
11 HT_NB_CPU_CAD_H15	N5	L0_CADIN_H15	L0_CADOUT_H15	T4	HT_CPU_NB_CAD_H15	11
11 HT_NB_CPU_CAD_L15	P5	L0_CADIN_L15	L0_CADOUT_L15	T3	HT_CPU_NB_CAD_L15	11
11 HT_NB_CPU_CLK_H0	J3	L0_CLKIN_H0	L0_CLKOUT_H0	Y1	HT_CPU_NB_CLK_H0	11
11 HT_NB_CPU_CLK_L0	J2	L0_CLKIN_L0	L0_CLKOUT_L0	W1	HT_CPU_NB_CLK_L0	11
11 HT_NB_CPU_CLK_H1	J5	L0_CLKIN_H1	L0_CLKOUT_H1	Y4	HT_CPU_NB_CLK_H1	11
11 HT_NB_CPU_CLK_L1	K5	L0_CLKIN_L1	L0_CLKOUT_L1	Y3	HT_CPU_NB_CLK_L1	11
11 HT_NB_CPU_CTL_H0	N1	L0_CTLIN_H0	L0_CTLOUT_H0	R2	HT_CPU_NB_CTL_H0	11
11 HT_NB_CPU_CTL_L0	P1	L0_CTLIN_L0	L0_CTLOUT_L0	R3	HT_CPU_NB_CTL_L0	11
11 HT_NB_CPU_CTL_H1	P3	L0_CTLIN_H1	L0_CTLOUT_H1	T5	HT_CPU_NB_CTL_H1	11
11 HT_NB_CPU_CTL_L1	P4	L0_CTLIN_L1	L0_CTLOUT_L1	R5	HT_CPU_NB_CTL_L1	11

SKT-CPU638P-GP-U2
62.10055.111
2ND = 62.10055.251
SKT-BGA638H176




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title
CPU_HT_LINK I/F (1/4)




Size A3 Document Number Big Bear 2A Rev SA

Date: Monday, October 27, 2008 Sheet 4 of 55



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU_Control&Debug_(3/4)			
Size	Document Number	Rev	
A3	Big Bear 2A	SC	
Date:	Monday, October 27, 2008	Sheet	6 of 55



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU_Power_(4/4)		
Size	Document Number	Rev
A4	Big Bear 2A	SA
Date:	Monday, October 27, 2008	Sheet 7 of 55




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near DM2






Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3



<Core Design>






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DDR DAMPING & TERMINATION		
Size A3	Document Number	Rev SA
Big Bear 2A		
Date: Monday, October 27, 2008	Sheet 10	of 55




RS780M Display Port Support(muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1



RS780M-GP-U2





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




File: **ATI-RS780M_HT LINK&PCIE(1/3)**

Size: A3 Document Number: **Big Bear 2A** Rev: SA


Date: Monday, October 27, 2008 Sheet: 11 of 55










\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1



SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		SWITCH		Rev
Size	A3	Document Number	Big Bear 2A	SB
Date:	Monday, October 27, 2008	Sheet	14	of 55

LAUNCH



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAUNCH & LID

Size
A4

Document Number






Big Bear 2A

Rev
SC

Date: Monday, October 27, 2008

Sheet 15 of 55

LCD/INVERTER/CCD CONN



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD CONN

Size
A4

Document Number





Big Bear 2A

Rev
SC

Date: Monday, October 27, 2008


Sheet 16 of 55

LED



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
LED & LAUNCH			
Size	Document Number	Rev	
A3		SC	
Date:	Monday, October 27, 2008	Sheet	17 of 55



Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR



Hsync & Vsync level shift

For DIS CRT

35 CRT_VSYNC >>>

14 PE_GPIO2#


14 PE_GPIO2

For UMA CRT

12 GMCH_HSYNC >>>

12 GMCH_VSYNC >>>

DDC_CLK & DATA level shift




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Size Document Number
Date: Monday, October 27, 2008
Sheet 18 of 55

CRT Connector
Big Bear 2A

Rev SA



Close HDMI1

U6

10E# VCC 8

1A 20E# 7

1B 2B 6

GND 2A 5

5V_S0

C160

DIS

SCD1U16V2ZY-2GP

NV_DVI_CLK

HDMI_SCL


HDMI_SDA

NV_DVI_DAT


CBTD3306PW-GP

73.03306.E0B

2ND = 73.03306.D0B



Place near MXM connector



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI CONNECTOR

Size








Document Number

Big Bear 2A

Rev

Date: Monday, October 27, 2008

Sheet 19 of 55



Place R near pin14. Route it with 10mils
Trace width and 25mils spacing to any
signals in X, Y, Z directions.

USB	
Pair	Device
11	MINIC1 WLAN
10	NC
9	WebCam
8	USB1 CN OCP0#
7	New Card
6	FP
5	Bluetooth
4	USB2 CN OCP0#
3	Card reader
2	MINIC2 TV
1	USB Port3 OCP4#
0	USB Port4 OCP4#

Strap Pin / define to use LPC or SPI ROM



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **ATI-SB700_USB&GPIO_(2/5)**

Size A3	Document Number Big Bear 2A	Rev SA
------------	---------------------------------------	-----------

Big Bear 2A			
Date:	Monday, October 27, 2008	Sheet	21 of 55

PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB700



U15B



SB700
Part 2 of 5

SERIAL ATA


SATA PWR

HW MONITOR

SB700-1-GP-U1



Planar ID
CHINA PDK
SA: 0,0,0
SB: 0,0,1
SC: 0,1,0
SD: 0,1,1
-1: 1,0,0



CLK_ID
(1,0)
ICS: 0,0
SEG: 0,1
RTM: 1,0


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Size A3
Date: Monday, October 27, 2008
Document Number
Big Bear 2A
Rev SB
Sheet 22 of 55

REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



DEBUG STRAPS




	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]


<Core Design>



DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree



Place near chip as close as possible

1. For CPU Sensor



BL3#

HW Thermal Throttling



OUT#: Hi active / mount R1110
Low active / mount R1108


<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			G792	
Size	Document Number	Rev		SA
A3	Big Bear 2A			
Date:	Monday, October 27, 2008	Sheet	25	of 55

ODD Connector



SD_0828



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CDROM

Size

Document Number

A4

Big Bear 2A

Rev


SD

Date: Monday, October 27, 2008


Sheet 26 of 55



SATA HDD Connector



2ND SATA HDD Connector



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD

Size

A4

Document Number

Big Bear 2A

Rev


SD

Date: Monday, October 27, 2008

Sheet 27 of


55

BLUETOOTH MODULE







<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
BLUETOOTH	
Size	Document Number
A4	Big Bear 2A
Date:	Monday, October 27, 2008
Sheet	28 of 55



<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
MDC			
Size	Document Number		Rev
A4	Big Bear 2A		SA
Date:	Monday, October 27, 2008	Sheet 29	of 55



ESD Protection

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB

Size

A4

Document Number

Big Bear 2A


Rev

SB


Date: Monday, October 27, 2008

Sheet 30 of 55

Finger printer




SD_0903




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Finger Printer		
Size	Document Number	Rev
A4	Big Bear 2A	SD
Date:	Monday, October 27, 2008	Sheet 31 of 55






LAN Data: Yellow(B2), when LAN is transferring data.




- For EMI Near LAN1 CONN

[illegible]Size
A4


Big Bear 2A

Rev
SB

Sheet 34 of 55




NEWCARD Connector





TOP VIEW

1


26



Place them Near to Connector



Place them Near to Chip



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

NEW CARD

Size

Document Number

A4

Big Bear 2A

Rev




SC

Date: Monday, October 27, 2008


Sheet 36 of 55

Mini Card Connector(TV) UPPER SLOT


Mini Card Connector(WLAN) LOWER SLOT



Place near MINIC1(TV)



Place near MINIC1(WLAN)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Mini Card

Size
A3


Document Number

Big Bear 2A


Rev
SA

Date: Monday, October 27, 2008

Sheet 37 of 55



POWER GENERATE *Layout* 20 mil








<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **Azalia codec ALC268**

Size A3	Document Number Big Bear 2A	Rev SA
Date: Monday, October 27, 2008	Sheet 38 of 55	

AUDIO OP AMPLIFIER




Gain= $R_f/R_i=52K/20K=2.6V/V$
 $f(HP)=1/(2 \pi * 20K * 0.47\mu f)=16.9Hz$
 If $V_{IN}=1.54V$ Gain=2.6V/V $R_L=4\Omega$ $V_O(peak)=4V$ $V(rms)=2.828V$
 Power= $2.828^2/4=1.999W$




Gain= $R_f/R_i=40K/18K=2.2V/V$
 $f(HP)=1/(2 \pi * 18K * 0.47\mu f)=18Hz$
 If $V_{IN}=1.54V$ Gain=2.2V/V $R_L=4\Omega$ $V_O(peak)=3.38V$ $V(rms)=2.390V$
 Power= $2.390^2/4=1.428W$

KBC_MUTE_GPIO8



Gain= $R_f/R_i=20K/18K=0.9V/V$
 $f(HP)=1/(2 \pi * 18K * 0.47\mu f)=16.9Hz$
 If $V_{IN}=1.54V$ Gain=0.9V/V $R_L=4\Omega$ $V_O(peak)=4V$ $V(rms)=2.828V$
 Power= ?




<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO AMP	
Size	Document Number	Rev		SB
A3		Big Bear 2A		
Date:	Monday, October 27, 2008	Sheet	39	of 55

LINE IN






MIC IN




SD_0912 change 2nd

SUBWOOFER




LINE OUT



SD_0827


INT. MIC




<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



BIOS




CIR Module



GOLDEN FINGER FOR DEBUG BOARD

TOP VIEW




(BOTTOM VIEW)

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
BIOS & CIR		
Size	Document Number	Rev
A4	Big Bear 2A	SB
Date: Monday, October 27, 2008		
Sheet 42 of 57		



P/H @ 1D8V_S3 PAGE



Reference schematic recommend



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

POWER ON LOGIC

Size
A3

Document Number


Big Bear 2A

Rev
SA


Date: Monday, October 27, 2008

Sheet 44 of 57


Adapter




SN0608098



DCDC 1D2V(TPS5117)




CPU_CORE ISL6265HRTZ




	S3	S5	VDDQ	VTTREF	VTT
S0	1	1	1	1	1
S4	0	0	0	0	0


1D8V/0D9V(TPS5116)




1D1V(TPS5117)




2.5V LDO EMC4002



1.5V_LDO



CHARGER BQ24745




<Core Design>





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Power Block Diagram

Size A3	Document Number	Rev SA
Date: Monday, October 27, 2008	Big Bear 2A	Sheet 45 of 57




2008/04/15




Design Current = 6A
Max Current = 7A
OCP min = 10A

Cyntec 7*7*3
DCR=30mohm, Irating=6A
Isat=13.5A



ACOUSTIC NIOSE


Id=7A
Qg=8.7~13nC
Rdson=23~30mohm



Close to VFB Pin (pin5)


-1_1014

Id=7A
Qg=8.7~13nC
Rdson=23~30mohm



Design Current = 6A
Max Current = 7A
OCP min = 10A

Cyntec 7*7*3
DCR=30mohm, Irating=6A
Isat=13.5A



2008/04/18

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCDC 5V/3D3V (TPS51125)

Size

Document Number

Rev




A3

Big Bear 2A

SA

Date: Monday, October 27, 2008

Sheet 47 of 57



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

Vout=0.758V* (R1+R2) /R2 --> PWM mode
Vout=0.764V* (R1+R2) /R2 --> Skip Mode

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
TPS51124 1D1V 1D2V			
Size	Document Number	Rev	
A3	Big Bear 2A	SA	
Date:	Monday, October 27, 2008	Sheet 48 of 57	


Sheet 49 of 57

G957


1D5V_S0
I_{omax}=1A




1D2V_S5
I_{omax}=400mA



2D5V_S0
I_{omax}=0.3A 2D5V/300mA



I_{omax}=1A
OCP>2A



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

0D9V&2D5V&1D25V&1D5V

Size

Document Number

A4


Big Bear 2A

Rev


SB

Date: Monday, October 27, 2008


Sheet 50 of 57



Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number

A4

Big Bear 2A

Rev

SA

Date: Monday, October 27, 2008

Sheet 52 of 57



REAR1

39,40 SPKR_L- <<< 1 TP1 AFTE14P-GP
39,40 SPKR_L+ <<< 1 TP2 AFTE14P-GP
39,40 SPKR_R- <<< 1 TP3 AFTE14P-GP
39,40 SPKR_R+ <<< 1 TP4 AFTE14P-GP

FRONT1

39,40 CEN+ <<< 1 TP162 AFTE14P-GP
39,40 CEN- <<< 1 TP163 AFTE14P-GP

INT. MIC

38,40 INT_MIC1_CN <<< 1 TP5 AFTE14P-GP

EKC1

3D3V_AUX_S5 1 TP57 AFTE14P-GP
15 LID_CLOSE#_R <<< 1 TP60 AFTE14P-GP
15 E-BUTTON#_R <<< 1 TP47 AFTE14P-GP

LEDB1

3D3V_AUX_S5 1 TP55 AFTE14P-GP
5V_S0 1 TP56 AFTE14P-GP
15 BAT_SCL_R <<< 1 TP179 AFTE14P-GP
15 I2C_INT_R <<< 1 TP173 AFTE14P-GP
15 BAT_SDA_R <<< 1 TP177 AFTE14P-GP

KB1

41 KROW8 <<< 1 TP96 AFTE14P-GP
41 KROW6 <<< 1 TP103 AFTE14P-GP
41 KROW7 <<< 1 TP83 AFTE14P-GP
41 KROW5 <<< 1 TP84 AFTE14P-GP
41 KROW4 <<< 1 TP104 AFTE14P-GP
41 KROW3 <<< 1 TP85 AFTE14P-GP
41 KROW2 <<< 1 TP97 AFTE14P-GP
41 KROW1 <<< 1 TP86 AFTE14P-GP
41 KCOL18 <<< 1 TP98 AFTE14P-GP
41 KCOL17 <<< 1 TP87 AFTE14P-GP
41 KCOL16 <<< 1 TP105 AFTE14P-GP
41 KCOL15 <<< 1 TP93 AFTE14P-GP
41 KCOL14 <<< 1 TP106 AFTE14P-GP
41 KCOL13 <<< 1 TP94 AFTE14P-GP
41 KCOL12 <<< 1 TP107 AFTE14P-GP
41 KCOL11 <<< 1 TP95 AFTE14P-GP
41 KCOL10 <<< 1 TP108 AFTE14P-GP
41 KCOL9 <<< 1 TP88 AFTE14P-GP
41 KCOL8 <<< 1 TP99 AFTE14P-GP
41 KCOL7 <<< 1 TP89 AFTE14P-GP
41 KCOL6 <<< 1 TP100 AFTE14P-GP
41 KCOL5 <<< 1 TP90 AFTE14P-GP
41 KCOL4 <<< 1 TP101 AFTE14P-GP
41 KCOL3 <<< 1 TP91 AFTE14P-GP
41 KCOL2 <<< 1 TP102 AFTE14P-GP
41 KCOL1 <<< 1 TP92 AFTE14P-GP

PWCN1

5V_S0 1 TP31 AFTE14P-GP
5V_S5 1 TP49 AFTE14P-GP
17 L_line_LED#_R <<< 1 TP66 AFTE14P-GP
17 NUM_LED#_R <<< 1 TP53 AFTE14P-GP
17 MEDIA_LED#_R <<< 1 TP30 AFTE14P-GP
17 CAP_LED#_R <<< 1 TP35 AFTE14P-GP
17 KBC_PWRBTN#_R <<< 1 TP38 AFTE14P-GP
17 FRONT_PWRLED#_1 <<< 1 TP39 AFTE14P-GP
17 STDBY_LED#_1 <<< 1 TP266 AFTE14P-GP

FP2

3D3V_S0 1 TP46 AFTE14P-GP
21,31 USBPP6 <<< 1 TP34 AFTE14P-GP
21,31 USBPN6 <<< 1 TP41 AFTE14P-GP
31,41 FP_DETECT# <<< 1 TP32 AFTE14P-GP
21,31 FP_ID <<< 1 TP42 AFTE14P-GP
31,41 TP_LEFT <<< 1 TP33 AFTE14P-GP
31,41 TP_RIGHT <<< 1 TP40 AFTE14P-GP

TPDA1

5V_S0 1 TP44 AFTE14P-GP
41 TP_DATA <<< 1 TP37 AFTE14P-GP
41 TP_CLK <<< 1 TP43 AFTE14P-GP
31,41 TP_RIGHT <<< 1 TP36 AFTE14P-GP
31,41 TP_LEFT <<< 1 TP45 AFTE14P-GP

BLUE1

21,28 USBPP5 <<< 1 TP159 AFTE14P-GP
21,28 USBPN5 <<< 1 TP160 AFTE14P-GP
3D3V_BT_S0 1 TP158 AFTE14P-GP

USBCN1

5V_S5 1 TP161 AFTE14P-GP
5V_S5 1 TP164 AFTE14P-GP
21,30 USB_OC#4 <<< 1 TP166 AFTE14P-GP
TP93 AFTE14P-GP TP165 AFTE14P-GP
30,41 USB_PWR_EN# <<< 1 TP168 AFTE14P-GP
21,30 USBPN4 <<< 1 TP167 AFTE14P-GP
21,30 USBPP4 <<< 1 TP171 AFTE14P-GP
21,30 USBPN8 <<< 1 TP170 AFTE14P-GP
21,30 USBPP8 <<< 1

FAN1

25 FAN1_FG1 <<< 1 TP25 AFTE14P-GP
FAN1_VCC 1 TP26 AFTE14P-GP

BAT1

52 BATA_SDA_1 <<< 1 TP9 AFTE14P-GP
52 BATA_SCL_1 <<< 1 TP8 AFTE14P-GP
BT+ 1 TP11 AFTE14P-GP
BT+ 1 TP10 AFTE14P-GP
BT+ 1 TP14 AFTE14P-GP
51,52 BATT_SENSE <<< 1 TP13 AFTE14P-GP
52 BAT_IN#_CN <<< 1 TP7 AFTE14P-GP

DC1

AD_JK 1 TP12 AFTE14P-GP
AD_JK 1 TP16 AFTE14P-GP
AD_JK 1 TP15 AFTE14P-GP

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

EMI/Spring/Boss

Size
A3

Document Number

Rev

Date: Monday, October 27, 2008

Sheet 54 of 57

Big Bear 2A

SC